

ABSTRACT

A method, systems and/or computer program products for a memory controller having superior throughput and reduced latency with superior error correction and detection for data passing therethrough. Writeback to rewrite words having correctable errors is provided for with little or no impact on total system throughput rates.